Skip to main content
Hierarchical Computations on Manycore Architectures
Hierarchical Computations on Manycore Architectures
Main navigation
Home
People
All Profiles
Principal Investigators
Research Scientists
Postdoctoral Fellows
Alumni
Former Members
Events
All Events
Events Calendar
News
Research
Partnerships
Software Projects
Join Us
Contact Us
TCDCs
A New Design Methodology for Time-Based Capacitance-to-Digital Converters (T-CDCs)
1 min read ·
Thu, Apr 26 2018
News
Circuits
TCDCs
Ali H. Hassan, et al., "A New Design Methodology for Time-Based Capacitance-to-Digital Converters (T-CDCs)". AEU-International Journal of Electronics and Communications 96, 2018, 238. This paper introduces a 9-bit time-based capacitance-to-digital converter (T-CDC). This T-CDC adopts a new design methodology for parasitic cancellation with a simple calibration technique. In T-CDCs, the input sensor capacitance is first converted into a delay pulse using a capacitance-to-time converter (CTC) circuit; then this delay signal is converted into a digital code through a time-to-digital converter