Parallel and Distributed Computing

ISC21 Workshop: Numerical Algorithms and Libraries for Exascale (NAL-X)

-

ISC21 KAUST Frankfurt Germany Time CET

Abstract With the hardware technology scaling and the trend on heterogeneous chip design, the existing numerical algorithms and software framework may break down due to load imbalance. There is currently a fundamental mismatch between the underlying hardware architecture with high thread concurrency and the software deployment of numerical libraries, which relies on the traditional bulk synchronous programming model. Numerical software should first squeeze performance out of single node by efficiently running on manycore architectures with processor counts sharing a common memory in the

Heterogeneity in Hardware: Opportunities and Challenges for Software and Applications (SC21 Panel)

-

SC21 Saint Louis MO USA

Heterogeneity in Hardware: Opportunities and Challenges for Software and Applications SC21 Panel Time: Tuesday, 16 November 2021, 10:30am - 12pm CST Location: 225-226 (America's Center, St. Louis, MO USA) Abstract With the end of Moore’s Law, the community has witnessed new hardware trends to increase performance. Today, it is not only the traditional x86 and accelerators that are part of computing systems, but also ARM, FPGAs and dedicated processors for DL workloads that equip now pioneering HPC systems. By the end of this decade, we are moving towards an era of extreme scale with “extreme

PhD Defense of Tariq AlTurkestani

1 min read ·
Maximizing I/O Bandwidth for Out-of-Core HPC Applications on Heterogeneous Large-Scale Systems PhD Dissertation Defense by Tariq Alturkestani PhD Student, Computer Science Thursday, July 9, 16:00 - 17:00, https://kaust.zoom.us/j/94054511362 Contact Person: Tariq Alturkestani The execution rate of floating-point operations has typically increased by an order of magnitude every four years during the last 30 years of modern comput ing. This exponential growth in terms of computational power has benefited from the hardware technology scaling. However, memory and storage systems have not maintained

Tariq receives his best paper award at EuroPar'2020

1 min read ·
Maximizing I/O Bandwidth for Out-of-Core HPC Applications on Heterogeneous Large-Scale Systems Best Paper Presentation by Tariq Alturkestani PhD Student, Computer Science, KAUST Thursday, Aug 27, 3:30pm - 4:00pm (AST) https://zoom.us/j/99947879910 Tariq will present his best paper at EuroPar'2020 at the virtual EuroPar'2020 conference in Warsaw, Poland. The reverse time migration (RTM) method is critical in seismic imaging for oil and gas industries. He demonstrates the effectiveness of his Multilayer Buffer System (MLBS) framework on Shaheen-2 (using 2048 compute nodes) and Summit

Stefano Zampini

As a computational mathematician and software engineer, Stefano Zampini's work lies at the intersection of numerical analysis, predictive simulations, and high-performance computing, with recent forays into machine learning.